Regviz

Microchip Technology /ATSAME51J19A /SERCOM0 /SPIM /CTRLB

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRLB

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME51J19A/SERCOM0/SPIM/CTRLB#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (8_BIT)CHSIZE 0 (PLOADEN)PLOADEN 0 (SSDE)SSDE 0 (MSSEN)MSSEN 0 (MASK)AMODE 0 (RXEN)RXEN

AMODE=MASK, CHSIZE=8_BIT

Description

SPIM Control B

Fields

CHSIZE

Character Size

0 (8_BIT): 8 bits

1 (9_BIT): 9 bits
PLOADEN

Data Preload Enable
SSDE

Slave Select Low Detect Enable
MSSEN

Master Slave Select Enable
AMODE

Address Mode

0 (MASK): SPI Address mask

1 (2_ADDRESSES): Two unique Addressess

2 (RANGE): Address Range
RXEN

Receiver Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data